how to reduce Estimated Slice LUTs Utilization in FPGA code generation process.

6 次查看（过去 30 天）

显示更早的评论

Madhusudan 2024-6-21

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2130831-how-to-reduce-estimated-slice-luts-utilization-in-fpga-code-generation-process

回答： Kiran Kintali 2024-6-21

采纳的回答： Kiran Kintali

Hello, I am working on generating a bitfile from a Simulink model. While converting, the Simulink model is using more slice LUTs (352,424 out of 203,800) and it is showing a utilization error. Is there any HDL configuration to reduce slice LUTs (such as using pipelining processes)?

My target device is PXIe-7858R.

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

采纳的回答

Kiran Kintali 2024-6-21

1
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2130831-how-to-reduce-estimated-slice-luts-utilization-in-fpga-code-generation-process#answer_1475496

You may find these links helpful to reduce your area consumption on the hardware.

https://www.mathworks.com/help/hdlcoder/ug/resource-sharing-for-area-optimization.html

https://www.mathworks.com/help/hdlcoder/ug/resource-sharing-with-design-modifications.html

https://www.mathworks.com/help/hdlcoder/ug/iteratively-maximize-clock-frequency-using-speed-optimizations.html

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

更多回答（0 个）

请先登录，再回答此问题。

类别

Code Generation

在 Help Center 和 File Exchange 中查找有关 Code Generation 的更多信息

标签

产品

版本

R2022b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by