how to reduce Estimated Slice LUTs Utilization in FPGA code generation process.
显示 更早的评论
Hello, I am working on generating a bitfile from a Simulink model. While converting, the Simulink model is using more slice LUTs (352,424 out of 203,800) and it is showing a utilization error. Is there any HDL configuration to reduce slice LUTs (such as using pipelining processes)?
My target device is PXIe-7858R.
采纳的回答
Kiran Kintali
2024-6-21
1 个投票
You may find these links helpful to reduce your area consumption on the hardware.
更多回答（0 个）
类别
在 帮助中心 和 File Exchange 中查找有关 AMD FPGA and SoC Devices 的更多信息
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
