What to do after generating HDL code?
显示 更早的评论
I have converted my FFT code to HDL using HDL Coder. Now, it has generated many vhd files with hierarchy ranging from 0 to 4. What is supposed to be the next step? How am i supposed to know which file calls which? I have no experience with VHDL.
采纳的回答
Kiran Kintali
2024-6-26
1 个投票
I am assuming you are using an evaluation FPGA board.
Use traceability report to understand the elements of the generated code and relationship with the model elements.
You may want to follow the step by step workflow to get the code running on the hardware (FPGA/SoC) using this workflow.
HDL Coder Workflow Advisor (launched from HDL Coder toolstrip) helps you with the next steps after generaitng HDL.
Here are some additional references to download and readup for the next steps of FPGA/SoC workflow.
更多回答（0 个）
类别
在 帮助中心 和 File Exchange 中查找有关 AMD FPGA and SoC Devices 的更多信息
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
