I tryed to write an Matlab function and convert it into verilog. I get the following error just like the image below. The error appear wherever their are variables, I don't know way! Please how to overcome this error ?? I appreciate your advice !

Question

ching linnkee 2016-5-9

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/283302-i-tryed-to-write-an-matlab-function-and-convert-it-into-verilog-i-get-the-following-error-just-like

回答： sawan singh 2016-5-23

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Tim McBrayer 2016-5-9

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/283302-i-tryed-to-write-an-matlab-function-and-convert-it-into-verilog-i-get-the-following-error-just-like#answer_221443

HDL Coder requires every variable to be unambiguously typed. Your issues all can be traced back to the function fcm being unsupported and/or undefined. This leaves center and member untyped. The rest just cascade from there.

You should also take a look at the Supported Function list for HDL Coder. You are using multiple functions that aren't supported for HDL code generation, such as greythresh and im2bw. See this MATLAB Answer for more information.