Specifying discrete sample time for variable-size signals

sst
2012 2 13
2 个回答
回答已采纳
更新时间：2013 10 12
21 次查看（30 天）

0 个投票

Hi, I am trying to use the inherit sample time setting (-1) for the Assignment block, using a variable-size signal as an index vector coming from an external source. I have selected the following options for the model:
Solver Type: Fixed Step Solver: discrete (no continuous states) Start time: 0.0 Stop Time: Inf Fixed-step size (fundamental sample time): 0.001s
When I try to update the model, I get the following error
The signal at input port 3 of '.../Assignment1' is a variable-size signal with a nondiscrete sample time. The sample time for any variable-size signal must be discrete
Even though I have specified this in the simulation configuration parameters section, why am I still getting this error message? The message goes away if I explicitly specify the sample time as 0.001 instead of -1. Any help would be greatly appreciated.
Running MATLAB R2010bSP1 on Windows XP SP3 (32-bit)
Thanks, Sundeep.

3 个评论
显示 1更早的评论 隐藏 1更早的评论

TAB
TAB 2012-2-13
Which block is driving 'index vector' of Assignment block and what is sample time of that block?
sst
sst 2012-2-13
Hello TAB, the index vector is being driven by output port 2 of a 'Find Nonzero Elements' block; the nonzero input elements themselves. The find block, in turn, is being driven by a merge block, which is configured to use variable-size signals. The sample time for the find block has been specified as -1 (inherited).
sst
sst 2012-2-13
Also, the merge block has the outputs of several constant blocks as its inputs. Each constant block has the default sample time of Inf. Could that be causing the problem? Is there some way to specify programmatically that the sample time should be the same as the solver fixed-step size, for example?

请先登录，再进行评论。

请先登录，再回答此问题。

 采纳的回答

sst
sst 2012-2-14

1 个投票

Hi Kaustubha, while the variable-size signal was indeed a discrete sample time signal, the main input signal (In1) to the assignment block was not. By inserting a rate transition block, I was able to convert that continuous sample time signal to a discrete one, and make the error go away. My guess is that the error was pointing to that continuous signal. Thanks for your help though!

2 个评论
显示 无 隐藏 无

sst
sst 2012-2-14
At another level in the model, certain signals were indeed being identified as continuous sample time signals for some reason. These signals were being propagated to this level. Discretizing them solved the problem.
Kaustubha Govind
Kaustubha Govind 2012-2-15
Great! Thanks for posting your solution!

请先登录，再进行评论。

更多回答（1 个）

Kaustubha Govind
Kaustubha Govind 2012-2-13

0 个投票

As TAB indicates in his/her comment, it is likely that the input signal has a continuous sample time. The Assignment block inherits that sample time (-1 means inherited sample time). The solver configuration does not affect the fact that your signal is continuous.

5 个评论
显示 3更早的评论 隐藏 3更早的评论

sst
sst 2012-2-13
Hello Kaustubha, as I mentioned to TAB, the actual source of the input signal is a constant block with the default sample time of Inf. Could that be causing the problem?
Kaustubha Govind
Kaustubha Govind 2012-2-14
A sample-time of Inf is a constant sample-time - perhaps variable-size signals are strict w.r.t requiring a discrete sample time. Does the error go away when you set a constant discrete time on your constant blocks? You can define a variable in the workspace and set that variable as the value for all your parameters.
sst
sst 2012-2-14
Hi Kaustubha, the error still gets raised irrespective of the sample time I have specified for the constant blocks. It would be preferable to not have to specify the sample time explicitly. If I specify the sample time as -1, is there some sort of global sample time setting for the base simulink model that can be used anytime? Till now, I was always under the impression that the solver settings contained what we needed.
Kaustubha Govind
Kaustubha Govind 2012-2-14
If all sources specify -1 as sample-time, then I think it should indeed use the solver step-size as the sample-rate. Could you try turning on Format->Sample Time Colors. Then observe if there are any blocks with continuous sample time (black lines).
sst
sst 2012-2-14
Hi Kaustubha, I did as you suggested. It looks like the variable size signal entering the assignment block is indeed a discrete sample time signal. Yet, the error I get says that the signal is a variable-size signal with a nondiscrete sample time. A bug then?

请先登录，再进行评论。

类别

在 帮助中心 和 File Exchange 中查找有关 Signal Import and Export 的更多信息

产品

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by