Xilinx system generator Hardware co-simulation taking more time on FPGA
2 次查看(过去 30 天)
显示 更早的评论
Hi there,
I have a Xilinx system generator design which takes around 4 mins to run on a host PC. But when i do hardware cosimulation on zed board it takes around 8-10 mins to run on hardware (ZED board). Can somebody tell me why this behavior?
0 个评论
回答(1 个)
Marco
2017-9-28
Hello Sashi, probably in your simulation there is a bottleneck due to the fact the communication beetween the host and the Zed board is not ok. In particular, the co-simulation helps if you are offloading a significant portion of the computation. A good practice and a possible solution of problem: the host PC generates the input of the design only, instead you can move on the hardware the part of the design that required more computation.
BR Marco
0 个评论
另请参阅
类别
在 Help Center 和 File Exchange 中查找有关 FPGA, ASIC, and SoC Development 的更多信息
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!