How can i measure execution time or clock cycles utilized by a bloc simulink which will be run on FPGA" zedboard"?

Question

mouna riabi 2017-9-14

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/356728-how-can-i-measure-execution-time-or-clock-cycles-utilized-by-a-bloc-simulink-which-will-be-run-on-fp

评论： mouna riabi 2017-9-19

I need to measure or estimate the number of clock cycle utilized by a bloc simulink runing on FPGA. I use HDL workflow to implement my bloc system on zedboard.

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Bharath Venkataraman 2017-9-15

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/356728-how-can-i-measure-execution-time-or-clock-cycles-utilized-by-a-bloc-simulink-which-will-be-run-on-fp#answer_281716

If you have a valid in and valid out signals, or a similar protocol, you can plot these signals into the Logic Analyzer and put cursors at the two points of interest and see how many cycles it takes.

You can also pass these input and output valid signals to a counter and use them to start and stop the counter.

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

mouna riabi 2017-9-19

Please can you give me an example with Logic Analyzer to measure number of cycles between output and input because i found only examples which use the waveforms and observe signals. Or if you can explain me more. thank you

请先登录，再进行评论。