Using Unit Delays in triggered Subsystems for HDL Codegeneration
1 次查看(过去 30 天)
显示 更早的评论
Hi,
i'm having some Unit Delays in a Triggered Subsystem. When generating VHDL Code using Mathworks HDL Coder I get the following error:
Error: Cannot find valid sample time for clock request from block. Please ensure that the block has a valid discrete sample time.
The only valid value for the sampletime is '-1', which i have set. This error occurs in R2017b, in R2015b it is working.
How can i get this working again?
Best Regards, Alexander Kiermayer
0 个评论
采纳的回答
更多回答(1 个)
Tim McBrayer
2017-10-13
This should work fine, and does in a small test I just tried. Can you open a customer support case so that this may be further investigated?
0 个评论
另请参阅
类别
在 Help Center 和 File Exchange 中查找有关 Model Compatibility Checks 的更多信息
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!