Alexander Kiermayer

Hochschule Rosenheim

自 2016 起处于活动状态

Followers: 0 Following: 0

消息

统计学

Feeds

已回答
Using Unit Delays in triggered Subsystems for HDL Codegeneration
I solved the problem. I had a Limited Counter for triggering the subsystem. After replacing it by an HDL counter, everything i...

7 years 前 | 0

| 已接受

提问

Using Unit Delays in triggered Subsystems for HDL Codegeneration
Hi, i'm having some Unit Delays in a Triggered Subsystem. When generating VHDL Code using Mathworks HDL Coder I get the foll...

7 years 前 | 2 个回答 | 0

2

个回答

提问

HDL Coder generates VHD Files for Sample and Hold Blocks
Hi, I'm using Sample and Hold Blocks in my design. When I generate the VHDL Code, I get files named like "controlss_block.vhd"...

8 years 前 | 1 个回答 | 0

1

个回答