Triggering video stream with AND gate.

Question

ketan zamre 2017-12-21

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/374057-triggering-video-stream-with-and-gate

关闭： MATLAB Answer Bot 2021-8-20

I would like to trigger live video stream with the use of AND gate in Simulink. I used 'from video device' block followed by enabled trigger, which is getting control signal from AND gate and obtaining it's display on video device block. The problem is, it is not generating HDL code for enabled subsystem, triggered subsystem and reset. Please suggest another block which can replace enabled subsystem. So that i can generate HDL code.

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

此问题已关闭。

Answer 1

Kiran Kintali 2017-12-21

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/374057-triggering-video-stream-with-and-gate#answer_297326

Control based subsystems (enable, triggered, resettable subsystems) are not supported at DUT level. Please consider creating one more level of hierarchy by creating additional subsystem and try HDL code generation.

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

ketan zamre 2017-12-22

Thanks for your response Kintali. I tried creating subsystem before for Enabled subsystem block but HDL coder doesn't able to find Enabled subsystem. Error: Specified HDL code generation system 'KetanTrigger/Enabled Subsystem' does not exist in model.

Answer 2

Bharath Venkataraman 2017-12-22

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/374057-triggering-video-stream-with-and-gate#answer_297447

I believe that Kiran is asking you to put the enabled subsystem into a subsystem. TO do this, select the enabled subsystem and hit Ctrl-G. Then, generate HDL code for the top level subsystem (and not the enabled subsystem below).

2 个评论
显示无隐藏无

ketan zamre 2017-12-23

I did the same, but then while generating HDL code, it gives error: Specified HDL code generation system does not exist in model.

Bharath Venkataraman 2018-1-22

Can you show the top-level model again with the new subsystem? You need to say makehdl(<top level subsystem name>) or right click on the subsystem and choose HDL code generation.