SIMULINK HDL coder error

2018 1 29
1 个回答
回答已采纳
更新时间：2018 1 29
5 次查看（30 天）

0 个投票

I want to change .m to verilog code. But he will not let me turn, showing "Ports with double or single data type are not supported in the" FPGA Turnkey "workflow. Please update the data type on inport," Y ". ' what can I do?I need this in put.

请先登录，再回答此问题。

 采纳的回答

Kiran Kintali
Kiran Kintali 2018-1-29
编辑：Kiran Kintali 2018-1-29

0 个投票

Hi Yu,
You need to break the code into a testbench M file (script) and design M file (function); the testbench calls the design which is a function with inputs and outputs. Typically you will translate the design M file to Verilog code using MATLAB HDLCoder workflow after fixed-point conversion.
Please follow instructions below.
https://www.mathworks.com/help/hdlcoder/examples/getting-started-with-matlab-to-hdl-workflow.html https://blogs.mathworks.com/loren/2013/04/11/matlab-to-fpga-using-hdl-codertm/

1 个评论
显示 -1更早的评论 隐藏 -1更早的评论

Yu Chen
Yu Chen 2018-1-29
编辑：Yu Chen 2018-1-29
Thank you very much for your reply, I missed the transmission of the testbench. My input is 4 images, so it said 'HDL Code generation does not support 2D-matrices as function inputs.' And I am using norm, it said it does not support, how should I make this change?

请先登录，再进行评论。

更多回答（0 个）

类别

在 帮助中心 和 File Exchange 中查找有关 Code Generation 的更多信息

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by