i want to convert the following matlab code to verilog code using sysgen. i am new to sysgen.For that what is the procedure to do?

7 次查看(过去 30 天)
kokila ayyanar
kokila ayyanar2018-2-12
编辑: Tim McBrayer ,2018-2-12
Matlab code for generating key using chaotic maps:
clear all;
close all;
maxpoints = 25;
N = 3072;
a = 0;
b = 4;
rs = linspace(a,b,N);
M = 500;
for j = 1:length(rs)
x(1) = 0.5;
for i=1:M
if (x(i)<=0.5 )
out{j} =x(end-maxpoints:end);
data = [];
for k = 1:length(rs)
n = length(out{k});
data = [data; rs(k)*ones(n,1),out{k}];
a =res;
[b,m1,n1] = unique(a);
[c1,d1] =sort(m1);
b = b(d1);

回答(2 个)

Walter Roberson
Walter Roberson 2018-2-12
What are your outputs?
out{j} =x(end-maxpoints:end)
should probably be maxpoints+1. For example A(end-1:end) is a vector of length 2. end-N:end is length N+1
You should probably be converting out into a 2d array.
length of out{j} is always maxpoints (or one larger) and does not need to be computed for each entry.
If out is an output then be careful to serialize and deserialiize it at the boundary of the FPGA as otherwise you would be asking for it to be output on a rather large number of pins.

Tim McBrayer
Tim McBrayer 2018-2-12
编辑:Tim McBrayer 2018-2-12
By "sysgen", I am assuming that you are referring to Xilinx System Generator . This is a 3rd party tool owned by (unsurprisingly) Xilinx. To use Sysgen in a standalone fashion, please refer to the Xilinx System Generator documentation. If you wish to integrate a Sysgen region into a larger design destined for HDL Coder, see the HDL Coder documentation. Additionally, MathWorks has a webinar on this topic.

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by