FPGA Synthesis and Analysis HDL coder

2 次查看（过去 30 天）

显示更早的评论

Nauman Memon 2018-11-24

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/431748-fpga-synthesis-and-analysis-hdl-coder

回答： Kiran Kintali 2023-7-16

Hello everyone I am implementing my algorithm using HDL coder but all tasks are performed of HDL workflow Advisor but when it reaches the step of FPGA synthesis it stuck on processing of logic synthesis .... What to do with this issue your suggestions would be highly appreciated

thanks

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

回答（1 个）

Kiran Kintali 2023-7-16

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/431748-fpga-synthesis-and-analysis-hdl-coder#answer_1273938

There are many reasons for the synthesis step to be taking a long time.

If the generated HDL does not fit on the FPGA or very close to maximum available part count on the FPGA can lead to long synthesis times.

Please refer to your synthesis tool documentation on the best practices to improve synthesis times.

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

类别

Code Generation

在 Help Center 和 File Exchange 中查找有关 Code Generation 的更多信息

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by