Error in conversion of simulink model into verilog code?
1 次查看(过去 30 天)
显示 更早的评论
Hello,
We are getting an error while conversion of Simulink model into Verilog code using HDL coder. Anyone can resolve this problem.
The details of the current MATLAB version and the error attached below.
MATLAB 2015 b (32-bit).
![p.JPG](https://www.mathworks.com/matlabcentral/answers/uploaded_files/208891/p.jpeg)
0 个评论
采纳的回答
Kiran Kintali
2019-3-17
Absence of the necessary files shows you seem to have installation issues.
Can you please do a clean reinstall and if it doesn't help can you contact MathWorks install team support?
Thanks
0 个评论
更多回答(0 个)
另请参阅
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!