Error in conversion of simulink model into verilog code?

1 次查看（过去 30 天）

SUKUMAR NAGINENI 2019-3-17

回答： Kiran Kintali 2019-3-17

Hello,

We are getting an error while conversion of Simulink model into Verilog code using HDL coder. Anyone can resolve this problem.

The details of the current MATLAB version and the error attached below.

MATLAB 2015 b (32-bit).

Kiran Kintali 2019-3-17

Absence of the necessary files shows you seem to have installation issues.

Can you please do a clean reinstall and if it doesn't help can you contact MathWorks install team support?

Thanks

在 Help Center 和 File Exchange 中查找有关 Introduction to Installation and Licensing 的更多信息

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by