Simulink Design Verifier Expected Output missing

1 次查看（过去 30 天）
Nipurn Gulgulia
Nipurn Gulgulia 2019-3-18
评论： Shishir Dwivedi 2019-3-25
I am trying to generate Test cases using SLDV in Matlab2017a. I checked "Include Expected Output Value" under result section of Design Verifier. But still in .mat file and HTML report i am not able see any expected output. Is there any conition for output port/Signal or any other settings which needs to generate Expected Output result.
Is there anyone who can help me with it ?

请先登录，再回答此问题。

回答（1 个）

Pat Canny
Pat Canny 2019-3-18
You should see the expected outputs in the sldvData.TestCases.expectedOutput field (from the .mat file). It should be an array of cell arrays.
In the report, you should see an Expected Output section for each Test Case generated.
  2 个评论
Nipurn Gulgulia
Nipurn Gulgulia 2019-3-22
I checked and its not there.
Is there any other thing need to check other than "Include Expected Output Value" under result section of Design Verifier.
Shishir Dwivedi
Shishir Dwivedi 2019-3-25
Hi Nipurn,
  • Is the model having unconnected outports?
  • Are there any model references used in the main model & if yes then are the referenced models have SaveFormat = Dataset?. Change the save format to "Array" or "Structure with time" and see if you are able to get expected outputs.
Best Regards,
Shishir.

请先登录，再进行评论。

类别

在 Help Center 和 File Exchange 中查找有关 Reduce Model Complexity 的更多信息

标签

产品


版本

R2017a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by