stateflow hdl code generation hierachy flatten
显示 更早的评论
Hi,
I use stateflow for HDL-Code generation of an fsm.
The stateflow has several hierachies. The hierachies are mainly for readability (grouping the large fsm into subblocks).
This leads to several hierachies in the generated HDL code, which produces deep logical paths in synthesis / hardware implementation.
For example, the generated vhdl-code looks like this:
CASE is_fsm IS
WHEN IN_state1 =>
CASE is_substate IS
WHEN IN_substate_state1 =>
Is it possible to reduce the hierachy of the stateflow diagram when generating VHDL-Code, to reduce the depth of the logical paths in hardware implementation?
采纳的回答
Kiran Kintali
2020-2-24
0 个投票
This is a good suggestion. Unfortunately it is not currently possible to reduce the depth of logical paths during codegeneration and without changing modeling style of conditions and control flow in the Stateflow diagram.
Can you share your model, possible rewrite you are expecting to see from HDLCoder?
Thanks
更多回答（0 个）
类别
在 帮助中心 和 File Exchange 中查找有关 HDL Coder 的更多信息
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
