Exclude Signal from Delay Balancing

Question

Dominique Görner 2020-3-13

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/510676-exclude-signal-from-delay-balancing

评论： Dominique Görner 2020-3-13

I have a DocBlock based Blackbox implementation for IO Communication in a HDL Coder Simulink Project.

It requires direct GPIO Connection and has a Output for postprocessing through Simulink generated HDL.

How can I keep delay balancing on, for the whole system, while routing the IO connections of the Blackbox directly to GPIOs?

Currently the IOs get balanced as well which obviously messes with their timing.

I thought giving the Signals Inf Sampling Time or linking the Blackbox IO directly to the GPIOs(through their HDLCoder Properties) should work, but the first is not allowed and the second is simply ignored. Is there a way to achieve this? Or is it simply disabling global delay balancing to give the GPIO Connections a way out and then enabling it for other subsystems?

Thank you.

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Kiran Kintali 2020-3-13

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/510676-exclude-signal-from-delay-balancing#answer_419984

Can you share your model?

This example shows how to balance delays in specific parts of a design, without balancing delays on the entire design.

https://www.mathworks.com/help/hdlcoder/examples/control-the-scope-of-delay-balancing.html

I wonder if it can address your modeling problem.

Thanks

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Dominique Görner 2020-3-13

I stumbled upon the problem, when activating delay balancing for a test System with only the ADC Blackbox and a Rate Transition->Not->Zero-Order-Hold Chain for the ADC Output. The GPIOs got matched to the ADC Output, which didnt work out.

I'm not sure if the example will work:

Here is my final setup:

The global System,Blackbox ADC and Blackbox Encoder must have balancing disabled, because the GPIOs should not have any delay.

The Transform must have balanced Inputs because it will perform calculations by multplication/addition of the two. Will the Transform balance its inputs, if it has knowledge of the Implementation Latency of the 2 Blackbox Designs? Or does Delay balancing for the Transform Subsystem only balance the outputs?

My understanding of your example tells me the latter is true. Which gives me two options:

-Activate Global Delay Balancing and somehow exclude the GPIO Connections

-Manually Balance the Delay between the two Blackboxes

请先登录，再进行评论。