About HDL simulink coder for StateFlow

1 次查看(过去 30 天)
Dear friends, I have a Stateflow subsystem that i have used a event.The event is a trigger input with frequency = 400ns( I used Pulse Generator block in simulink ). I try to convert this subsystem to Verilog code by HDL simulink coder and it's have a error:
Error: Cannot support triggered sample time in 'Stateflow/Sub/400n/'
How can I solve this problem, Can you give me some ideal to convert my code.
Need for helping! Thanks alot!
Pham Van Dung
  2 个评论
Tim McBrayer
Tim McBrayer 2013-6-21
What kind of block has the error reported for it? Is the reported block from within a Stateflow chart? Is the Stateflow chart inside a triggered subsystem? Have you experimented with using an input event to the Stateflow chart instead of a triggered subsystem (if the latter is what you are doing?)

请先登录,再进行评论。

回答(1 个)

Kiran Kintali
Kiran Kintali 2020-11-1
Attached model describes how to model either edge in Stateflow suitable for HDL code generation.
HDL Verision
Result Comparison

类别

Help CenterFile Exchange 中查找有关 Code Generation 的更多信息

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by