How to do FPGA-in-the-loop simulation with Altera DE2-115 board?

Question

Michael Roth 2013-1-18

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/59198-how-to-do-fpga-in-the-loop-simulation-with-altera-de2-115-board

评论： Mohamed BAGHDADI 2021-5-17

I successfully created a FIL block out of my VHDL code using filWizard. It was also possible to load the bitfile to the board (DE2-115).

Trying to simulate the design, I get the following error message: Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and compatible versions of the block and FPGA programming file.

Pinging the board is not successfull. DE2-115 board is connected to the computer via an 1Gbs switch where also the company's network is conneted to. DE2-115 was configured having an IP from the same subnet as the computer.

What could be the Problem? Do I have to do some DE2-115 specific settings (e.g. JP1 position, MAC address, ...)?

2 个评论
显示无隐藏无

Pablo Medina 2016-9-15

Hey, Did you solve the problem? I am experimenting the same error any hint will be useful. Thanks for the future answer.

Mohamed BAGHDADI 2021-5-17

Hey, Did you solve it? I am experimenting the same.

PS: I am using Matlab 2019b, altera cyclone IV GX and Quartus prime 18.1.

thank you

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Tao Jia 2013-10-30

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/59198-how-to-do-fpga-in-the-loop-simulation-with-altera-de2-115-board#answer_113661

The switch is the problem. In HDL Verifier documentation, it says that the FPGA board must be connected to the host computer directly, i.e., a point to point connection.