photo

Mohamed BAGHDADI


Last seen: 1 year 前 |  自 2021 起处于活动状态

Followers: 0   Following: 0

统计学

  • First Answer

查看徽章

Feeds

排序方式:

已回答
HDL Verifier and FPGA in the loop
Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and co...

4 years 前 | 0

提问


Set up HDL verifier
how can i fix this problem? PS: I work with MATLAB 2019b, Quartus Prime 18.1 & FPGA cyclone IV GX.

4 years 前 | 1 个回答 | 0

1

个回答