![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/12727307_1524758391928_DEF.jpg)
Mohamed BAGHDADI
Followers: 0 Following: 0
Feeds
已回答
HDL Verifier and FPGA in the loop
Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and co...
HDL Verifier and FPGA in the loop
Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and co...
3 years 前 | 0
提问
Set up HDL verifier
how can i fix this problem? PS: I work with MATLAB 2019b, Quartus Prime 18.1 & FPGA cyclone IV GX.
3 years 前 | 1 个回答 | 0