HDL Coder won't map LUT into BRAM
显示 更早的评论
Hello everyone.
I am trying to implement a machine learning algorithm into an FPGA using HDL Coder. I was recommended to use LUT blocks to implement the data in the design, as it would be mapped to the BRAM in the FPGA.
Once I run HDL Workflow Advisor, all the steps seem to go well. However, when I look at the report of Place and Route step, BRAM and ROM is at 0%, so I'm not sure if this is working as intended.
Does someone have any idea? I will attach a sample design along with the data.
Thank you very much.
回答（1 个）
Shomit Dutta
2020-12-19
0 个投票
Hi Joaquin,
As seen in the figure in your question, the input to the LUT is a constant and thus Xilinx synthesis tool will optimize the LUT. If you have a non-constant input to the LUT, synthesis tool will infer a RAM.
Thanks,
Shomit
类别
在 帮助中心 和 File Exchange 中查找有关 AMD FPGA and SoC Devices 的更多信息
2020-12-18
2020-12-19
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
