Set up HDL verifier

how can i fix this problem?
PS: I work with MATLAB 2019b, Quartus Prime 18.1 & FPGA cyclone IV GX.

回答(1 个)

YP
YP 2022-11-21

0 个投票

The command line window shows "Expected programming file not generated".
You may need to check the project log see why the bit file gen failed.

标签

回答:

YP
2022-11-21

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by