![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/1167914_1523548945167_DEF.jpg)
Luca Di Nunzio
University of Rome Tor Vergata
Followers: 0 Following: 0
Feeds
已解决
Remove DC
Input x is the sampled signal vector, may have both AC and DC components. Output y should not contain any DC component. Examp...
1 year 前
已解决
Times 2 - START HERE
Try out this test problem first. Given the variable x as your input, multiply it by two and put the result in y. Examples:...
1 year 前
提问
Soc Builder Support for Xilinx and DDR4 external memory
Hello, I am using Soc Builder Support for Xilinx to develop some projects on the ZCU 111 board with RFSOC. There are some asp...
2 years 前 | 1 个回答 | 0
1
个回答提问
Problem with zcu111 board and Soc Builder
Hello, I have some problems with the soc builder flow and the zcu111 board. I try to summarize the problems. both "SoC Block...
2 years 前 | 1 个回答 | 0