Feeds
提问
Simulink: Dragging blocks directly into connections
Dear all, in the current Simulink model I am working on, I quite often have to add registers into existing connections (1st pic...
4 years 前 | 5 个回答 | 0
5
个回答已回答
IP Core generation for Generic Xilinx Platform without any AXI interface
Okay, a colleague was able to help me out. I selected the Zedboard as a target in task 1.1 of the workflow advisor and this auto...
IP Core generation for Generic Xilinx Platform without any AXI interface
Okay, a colleague was able to help me out. I selected the Zedboard as a target in task 1.1 of the workflow advisor and this auto...
4 years 前 | 0
提问
timing loops found by synthesis tool when using sqrt function block in hdl coder
Hello, I have designed a control system in Simulink and now I am trying to port the algorithm to a FPGA by using the HDL Code...
7 years 前 | 1 个回答 | 0
