photo

Devendra Bhave

MathWorks

Last seen: Today |  自 2020 起处于活动状态

Followers: 0   Following: 0

I am a Senior Software Engineer at MathWorks. My major responsibilities are Simulink Design Verifier and verification and validation workflows.
DISCLAIMER: Any advice or opinions here are my own, and in no way reflect that of MathWorks.

统计学

All
  • Personal Best Downloads Level 1
  • First Submission
  • Knowledgeable Level 1
  • First Answer
  • Revival Level 1

查看徽章

Feeds

排序方式:

已提交


Test Suite Extender
Increase model coverage using Simulink Design Verifier incrementally

6 months 前 | 4 次下载 |

Thumbnail

已回答
Set design verifiers parameters programmatically
Use parameter DVMaxProcessTime to set maximum analysis time. You must save the model before calling sltest.testmanager.createTe...

3 years 前 | 0

已回答
Facing issue in test generation using simulink test through matlab commands
It is a bit difficult to establish the root cause of the error based on the above information. I suggest you consult MathWorks t...

3 years 前 | 0

已回答
Loading results from an excel sheet and launching Simulink Design Verifier again to produce a new Simulink Design Verifier Report
Hi Marco, SLDV supports extending existing test cases to achieve 100% coverage. Let's call the set of test cases you authored ...

4 years 前 | 0

| 已接受

已回答
Loading results from an excel sheet and launching Simulink Design Verifier again to produce a new Simulink Design Verifier Report
Hi Marco, I understand your query as follows: You are running SLDV test generation analysis on your model to get 100% coverage...

4 years 前 | 0

已回答
Can a different initial Stateflow state be set for a test case/harness?
As per my understanding, you are expecting the default transition of Stateflow Chart to enter in your specified state. Adding...

4 years 前 | 0

已回答
Central bus initialization in testsequence for multiple harnesses
As per my understanding, you are expecting to call custom code before simulating the harness in Simulink Test Manager. Simulink...

4 years 前 | 0