photo

Michael Du


Last seen: 4 years 前 |  自 2019 起处于活动状态

Followers: 0   Following: 0

统计学

  • Thankful Level 1
  • First Answer
  • Revival Level 1

查看徽章

Feeds

排序方式:

已回答
Rate transitions and HDL generation port requirement
Ferrara, Thank you for your instruction. I have been updating the rate transition at the input or output ports or internal logi...

4 years 前 | 0

已回答
Rate transitions and HDL generation port requirement
The model is attached. To simulate the functionality, it reads in a captured data file and serialize them outside the HDL conver...

4 years 前 | 0

提问


Rate transitions and HDL generation port requirement
Due to the down-sampling requirement, the rate transition HDL block is used to sample at a lower rate of the data stream. Also, ...

4 years 前 | 4 个回答 | 0

4

个回答

提问


HDL IP block with more than one type of AXI interface
The idea is to generate the HDL IP blocks using the external PL DDR3 memories with both AXI4 Master and AXIS interfaces. The dat...

4 years 前 | 1 个回答 | 0

1

个回答

提问


AXI4-S interface must use the same sample rate
This question is for the HDL advisor workflow. The AXIS data slave input of the system are taking in data from 3 channels, packa...

4 years 前 | 0 个回答 | 0

0

个回答

已回答
Serial port timeout- 10 seconds, but getting less samples than expected/desired
I have similar questions. Matlab seems to set an upper limit to the serial port timeout of ~20ms and the serial input size of 2k...

4 years 前 | 0