Feeds
已回答
Are RISC-V processors supported by Embedded Coder?
Yes, you can specify the word sizes for RISC-V using the built-in RISC-V device details in the Hardware Implementation section o...
Are RISC-V processors supported by Embedded Coder?
Yes, you can specify the word sizes for RISC-V using the built-in RISC-V device details in the Hardware Implementation section o...
2 years 前 | 2
| 已接受
提问
Are RISC-V processors supported by Embedded Coder?
I want to generate code for a RISC-V processor. Is it possible to configure Embedded Coder for RISC-V?
2 years 前 | 1 个回答 | 1
1
个回答已回答
How can I optimize the performance of library-free C/C++ code generated from deep learning networks?
Vectorization and multi-threading are techniques that can improve the performance of embedded applications. Both allow processor...
How can I optimize the performance of library-free C/C++ code generated from deep learning networks?
Vectorization and multi-threading are techniques that can improve the performance of embedded applications. Both allow processor...
2 years 前 | 1
| 已接受
提问
How can I optimize the performance of library-free C/C++ code generated from deep learning networks?
I am generating code for a deep learning network with coder.DeepLearningConfig(TargetLibrary = 'none'). Which code generation co...
2 years 前 | 1 个回答 | 1
1
个回答已回答
Error while using "Generate Code for Quantized LSTM Network and Deploy on Cortex-M Target" example.
Hi Liangmaokun, The example you are trying to run requires the CMSIS-NN library to be built (this will give you the missing lib...
Error while using "Generate Code for Quantized LSTM Network and Deploy on Cortex-M Target" example.
Hi Liangmaokun, The example you are trying to run requires the CMSIS-NN library to be built (this will give you the missing lib...
3 years 前 | 1
| 已接受
