Feeds
提问
HDL Verifier and FPGA in the loop
Hello All, I am trying to use FPGA in the Loop (FIL) using HDL verifier and simulink, but I keep getting the error: Did no...
13 years 前 | 8 个回答 | 2
8
个回答提问
EDA Simulator link and Simulink Cosimulation
Hello All, I am trying to use EDA simulator link with simulink but I am getting the error: Error reported by S...
13 years 前 | 3 个回答 | 0
