photo

shreyas


Indian Institute of Technology

自 2012 起处于活动状态

Followers: 0   Following: 0

消息

统计学

  • Thankful Level 1

查看徽章

Feeds

排序方式:

提问


HDL Verifier and FPGA in the loop
Hello All, I am trying to use FPGA in the Loop (FIL) using HDL verifier and simulink, but I keep getting the error: Did no...

12 years 前 | 8 个回答 | 2

8

个回答

提问


EDA Simulator link and Simulink Cosimulation
Hello All, I am trying to use EDA simulator link with simulink but I am getting the error: Error reported by S...

13 years 前 | 3 个回答 | 0

3

个回答