MathWorks HDL Coder Team

MathWorks

Last seen: 2 months 前 | 自 2020 起处于活动状态

Followers: 1 Following: 0

消息

统计学

All

排名
20,080 of 20,464

声誉
0

平均
3.90

贡献数
9 文件

下载次数
262

ALL TIME 下载次数
37212

Feeds

已提交

HDL Coder Self-Guided Tutorial
Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.

2 months 前 | 91 次下载 |

4.9 / 5

已提交

HDL Coder Support Package for Intel FPGA and SoC Devices
Generate and deploy HDL code and Embedded Software from MATLAB and Simulink for Intel FPGA and SoC devices

6 months 前 | 17 次下载 |

2.7 / 5

已提交

HDL Coder Support Package for Xilinx FPGA and SoC Devices
Generate and deploy HDL code and Embedded Software from MATLAB and Simulink for Xilinx FPGA and SoC devices

6 months 前 | 58 次下载 |

3.4 / 5

已提交

HDL Coder Evaluation Reference Guide
Getting started guide for learning and evaluating HDL Coder

1 year 前 | 39 次下载 |

4.9 / 5

已提交

HDL Coder Support Package for Xilinx RFSoC Devices
Generate code for the FPGA portion of RFSoC devices

1 year 前 | 8 次下载 |

5.0 / 5

已提交

Vision HDL Toolbox Support Package for Xilinx Zynq-Based Hardware
Design and prototype vision systems using Xilinx Zynq-based hardware

1 year 前 | 14 次下载 |

3.7 / 5

已提交

HDL Coder Support Package for Xilinx FPGA Boards
Generate and deploy HDL code for Xilinx development boards

1 year 前 | 16 次下载 |

4.5 / 5

已提交

HDL Coder Support Package for Intel FPGA Boards
Generate and deploy HDL code for Altera development boards

1 year 前 | 12 次下载 |

4.6 / 5

已提交

HDL Coder Support Package for Microchip FPGA and SoC Devices
Generate code for Microchip FPGAs and the FPGA portion of SoC Devices

3 years 前 | 5 次下载 |

0.0 / 5

已回答
HDL IP Core generation for Xilinx Vivado fails since the year turned from 2021 to 2022
Refer to the following External Bug Report for a resolution to this issue: https://www.mathworks.com/support/bugreports/2656440...

3 years 前 | 5

| 已接受

提问

HDL IP Core generation for Xilinx Vivado fails since the year turned from 2021 to 2022
Since returning to the office in 2022, I have been unable to use HDL Workflow Advisor with Xilinx Vivado. I see the following er...

3 years 前 | 2 个回答 | 5

2

个回答

已回答
Generate C code for HLS?
While HLS does take C/C++ as an input, it typically requires some amount of hardware specification to successfully generate HDL....

4 years 前 | 0

| 已接受

提问

Generate C code for HLS?
Can I generate C code from MATLAB and Simulink and then feed it into a high-level synthesis (HLS) tool to generate HDL?

4 years 前 | 2 个回答 | 0

2

个回答

已回答
Does HDL Coder support the VHDL fixed-point and floating-point packages?
No. To ensure full portability and numerical consistency with MATLAB rounding and saturation, HDL Coder generates this functiona...

4 years 前 | 0

| 已接受

提问

Does HDL Coder support the VHDL fixed-point and floating-point packages?
Does the VHDL code generated by HDL Coder use the IEEE VHDL fixed-point or floating-point packages (IEEE.fixed_pkg.all, IEEE.flo...

4 years 前 | 1 个回答 | 0

1

个回答