![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/6790372_1660759085821.jpg)
Steven Hatcher
Followers: 0 Following: 0
Team Lead for the HDL Coder Optimizations area.
Programming Languages:
C++, MATLAB, VHDL
C++, MATLAB, VHDL
Feeds
已回答
HDL-Coder Delay Balancing in Feedback-Loop workaround
Hi Niklas, There is an optimization that can leverage a faster clock in regions of logic running at a slower rate. It looks lik...
HDL-Coder Delay Balancing in Feedback-Loop workaround
Hi Niklas, There is an optimization that can leverage a faster clock in regions of logic running at a slower rate. It looks lik...
1 year 前 | 0
| 已接受
已回答
Enabled Subsystem produce hold without bypass
Hi Andrew, The only way this style of code can be generated which avoids creation of the by-pass register is to have a delay at...
Enabled Subsystem produce hold without bypass
Hi Andrew, The only way this style of code can be generated which avoids creation of the by-pass register is to have a delay at...
2 years 前 | 0
已回答
Multiply and add not correctly mapping to a single DSP slice
Hi Justin, Are any of the adders using saturation or rounding logic that a Xilinx DSP48E1 would not natively support? Looking a...
Multiply and add not correctly mapping to a single DSP slice
Hi Justin, Are any of the adders using saturation or rounding logic that a Xilinx DSP48E1 would not natively support? Looking a...
2 years 前 | 0