photo

Steven Hatcher

Last seen: 1 day 前 |  自 2022 起处于活动状态

Followers: 0   Following: 0

消息

Team Lead for the HDL Coder Optimizations area.

Programming Languages:
C++, MATLAB, VHDL

统计学

  • Knowledgeable Level 1
  • First Answer

查看徽章

Feeds

排序方式:

已回答
HDL-Coder Delay Balancing in Feedback-Loop workaround
Hi Niklas, There is an optimization that can leverage a faster clock in regions of logic running at a slower rate. It looks lik...

2 years 前 | 0

| 已接受

已回答
Enabled Subsystem produce hold without bypass
Hi Andrew, The only way this style of code can be generated which avoids creation of the by-pass register is to have a delay at...

2 years 前 | 0

已回答
Multiply and add not correctly mapping to a single DSP slice
Hi Justin, Are any of the adders using saturation or rounding logic that a Xilinx DSP48E1 would not natively support? Looking a...

2 years 前 | 0