已回答
How to integrate with Verilog Code Generator with custome approach instead of Simulink?
web(fullfile(docroot, 'hdlcoder/gs/generate-hdl-code-from-matlab-code-using-the-command-line-interface.html')) This product hel...

6 years 前 | 0

已回答
How to integrate with Verilog Code Generator with custome approach instead of Simulink?
Here are some links that can help in describing the workflow to translate MATLAB to Verilog. Please note you need to follow best...

6 years 前 | 0

已回答
fixdt in simulink and fixed-point percision in system generator is equal ???
This should help answer the question on proper use of Xilinx System Generator and HDL Coder in an integrated workflow. https://...

6 years 前 | 0

已回答
HDL generation from inside a (library) linked subsystem
HDL code generation from reference subsystems is now supported in HDL Coder.

6 years 前 | 0

已回答
How to remove errors of Verify Fixed Point Design step of HDL Coder?
Fixed-point conversion is an assisted process. Automated conversion of fixed-point can fail if best practices of conversion are ...

6 years 前 | 0

已回答
how to use an external memory(ddr2, dpram) in HDL coder by matlab??
Performing Large Matrix Operation on FPGA using External Memory web(fullfile(docroot, 'hdlcoder/ug/performing-large-matrix-oper...

6 years 前 | 0

已回答
how does loop unroll work in hdl coder?
These HDL Coder documentation files should explain the behavior. https://www.mathworks.com/help/hdlcoder/ref/coder.hdl.loopspec...

6 years 前 | 0

已回答
How to solve "unsupported unbounded loop structure" error when generate hdl code from stateflow
The model has only dead logic. Please share updated model.

6 years 前 | 0

已回答
How to implement a 3D Lookup Table that can be converted with HDL Coder?
Can you consider the following modeling workaround until 3D LUT table support is available in HDL Coder?

6 years 前 | 0

| 已接受

已回答
How to implement a 3D Lookup Table that can be converted with HDL Coder?
3D LUT support is on the HDL Coder near term product roadmap and will be available in an upcoming release. In the interim we ca...

6 years 前 | 0

已回答
HDL Coder failing for single-precision
Thank you for reporting this error. This is unexpected. Can you share a reproduction model? It will help verify this issue is ...

6 years 前 | 0

已回答
Error in HDL Coder- Fixed point conversion "MATLAB expression 'r' is not of the correct class: expected 'double', found 'sym'."
You may want to check how to code this algorithm to be compatible with HDL Coder and FPGA Modeling Guidelines. There are some go...

6 years 前 | 0

已回答
is modelsim 10.7 is compitable with hdl verifier 2020a?
https://www.mathworks.com/help/hdlverifier/gs/supported-eda-tools.html Please check Mentor Graphics Questa and ModelSim Usage R...

6 years 前 | 0

已回答
HDL Coder RAM mapping failed
HDL Coder would need input types to infer the intermediate and output types. Please specify in = <sample value>; % define in...

6 years 前 | 0

已回答
How to resolve the exceed of maximum supported wordlength of 128 bits in hdlcoder?
HDL Coder supports various data types for synthesis. If you need high dynamic range in computation you need to use native floati...

6 years 前 | 0

| 已接受

已回答
problem generating hdl ip core of statflow using hdl workflow advisor: can't run the 1.2 task Set Target Reference Design
Unfortunately the attached model does not compile. Can you send updated instructions? === Update Diagram (Elapsed: 0.522 sec) =...

6 years 前 | 0

已回答
xmakefilesetup configuration for Xilinx software
HDLCoder works in conjuction with System Generator. See example here. https://www.mathworks.com/help/hdlcoder/examples/using-xi...

6 years 前 | 0

已回答
Eliminating algebraic loops with the Induction motor simulation
For HDL code generation the model first needs to be discretized (use z^-1 blocks). Attached is an example model with flux equat...

6 years 前 | 0

已回答
Why does Image Filter does not produce valid output when using certain image dimension?
Can you share a sample model that reproduces the issue? Thanks This is another example shows how to design a hardware-targeted ...

6 years 前 | 1

| 已接受

已回答
error while programming hardware :device arm dap_1 is not programmable
Per release notes this feature is available in R2020a release. https://www.mathworks.com/help/hdlverifier/release-notes.html ...

6 years 前 | 0

| 已接受

已回答
How to use the fixed-point designer properly - several issues.
Sure. Could you share sample models?

6 years 前 | 0

已回答
How to use the fixed-point designer properly - several issues.
This is a good Fixed-point resource and a HDL Coder primer on how to handle fixed-point challenges for ASIC/FPGA targeting. htt...

6 years 前 | 0

已回答
hdl coder work flow adviser block compability error
HDLCoder only supports binary-point scaling. The product currently does not support slope/bias scaling. You need to choose fixe...

6 years 前 | 1

已回答
Capture I2S data from FPGA board to MATLAB or Simulink
This example shows how to build a reference design to run an audio algorithm and access audio input and output on ZYBO board. ...

6 years 前 | 0

已回答
Capture I2S data from FPGA board to MATLAB or Simulink
Audio System on a Zynq Board The example shows how to build a reference design to run an audio algorithm and access audio input...

6 years 前 | 0

已回答
Are there enough resources in a Kintex7 160T for my Simscape Electrical model ?
Can you share a mat file with A,B,C,D,F0,Y0 values shown above? It depends if the matrix is largely sparse or has all non-zero v...

6 years 前 | 0

已回答
hdlsetuptoolpath miss (not exist) FPGA, Xilinx, HDL Coder,
There seems to be a problem with HDLCoder product installation. Reinstalling the product and checking for valid license would he...

6 years 前 | 0

已回答
How to control HDL QPSK Modem with Analog Devices No-OS Software
Analog Devices Engineer Zone - have a forum for no-OS drivers at https://ez.analog.com/microcontroller-no-os-drivers/. ADI’s T...

6 years 前 | 0

已回答
HDL Coder Flatten Hierachy does not work with masked library block
Will you be able to provide a model with reproduction steps? I suspect this is related to failure to do delay balancing due to ...

6 years 前 | 0

已回答
Wrap Xilinx IP in Simulink black box
>> I am asking how to wrap my HDL code in a block for use in Simulink Hi Talon, Have you checked this feature which clearly de...

6 years 前 | 0