本页面提供的是上一版软件的文档。当前版本中已删除对应的英文页面。
FPGA 数据采集
R2026a使用 FPGA 输入和输出 (IO) 应用程序编程接口 (API) 从 RFSoC 器件捕获原始数据。使用 HDL 工作流顾问为 HDL 代码生成配置 SoC 模型。为算法生成 HDL 代码，构建 HDL 设计并将其部署在 RFSoC 器件上，运行 MATLAB® 脚本以交互方式从部署的 HDL 设计采集数据。
主题
精选示例
DAC and ADC Data Loopback on RFSoC Device
Capture raw analog-to-digital converter (ADC) data using the FPGA I/O API from the AMD® Zynq® UltraScale+™ RFSoC ZCU111, ZCU208, ZCU216, or DFE ZCU670 evaluation kit. This example uses the HDL Workflow Advisor to configure an SoC model for HDL code generation. In this example, you generate the HDL code for your algorithm, build and deploy the HDL design on an RFSoC device, and run a MATLAB® script to interactively capture data from the deployed HDL design.
RF Data Converter IQ Mixer Mode on RFSoC Device
Enable the RFSoC built-in numerically-controlled oscillator (NCO) mixer. The mixer design uses a different data format that, instead of providing real signals, provides a complex in-phase and quadrature (IQ) signal to a digital-to-analog converter (DAC) and an analog-to-digital converter (ADC). There is more data to transfer to direct memory access (DMA) and back to MATLAB® given that you need to transfer I and Q samples back. You can accommodate this larger data width by increasing the DMA data width to 128 bits.
