Integrating HDL QPSK Transmitter and Receiver into Xilinx Vivado

7 次查看（过去 30 天）
jonjon
jonjon 2023-7-24
回答： Kiran Kintali 2023-10-6
HDL QPSK Transmitter and Receiver - MATLAB & Simulink (mathworks.com)
Hello, I am trying to use a Xilinx Zynq RFSoC to evaluate the above Simulink example using default settings included in the example. However, I know that there are upsample blocks in the code and I am unable to determine what clock frequency to use once I have generated the HDL code. Specifically, I am trying to integrate this for use with the RF Data Converter that Xilinx provides in their RFSoCs. In other words, the example mentions that the HDL is evaluated on a Xilinx Zynq SoC and I would like further guidance on how this is accomplished. Thank you very much.
  1 个评论
Karthik Akula
Karthik Akula 2023-7-28
you can try the HDL_QPSK subsystem in https://in.mathworks.com/help/supportpkg/xilinxzynqbasedradio/ug/hw-sw-co-design-qpsk-transmit-and-receive-using-analog-devices-ad9361-ad9364.html to integrate with the soc. This subsystem has all its ports with same rate, which will be your driving clock of your choice. Please do make sure to note the max clock in the synthesis reports.
And one more, I think Xilinx® Zynq®-7000 ZC706 evaluation board mentioned in the documentation doesn't come under Xilinx SoC. This design was developed for HWSW Co-design workflow with Communication Toolbox support package in the above link.

请先登录，再进行评论。

请先登录，再回答此问题。

回答（1 个）

Kiran Kintali
Kiran Kintali 2023-10-6
HDL QPSK Transmitter and Receiver
https://www.mathworks.com/help/comm/ug/hdlqpsktransmitterreceiver.html
This example shows how to implement a QPSK transmitter and receiver in Simulink® that is optimized for HDL code generation and hardware implementation.
The model shown in this example modulates data based on quadrature phase shift keying (QPSK). The goal of this example is to model an HDL QPSK communication system that can transmit and recover information for a real-time system. The receiver implements symbol timing synchronization and carrier frequency and phase synchronization, which are essential in a single-carrier communication system.
HW/SW Co-Design QPSK Transmit and Receive Using Analog Devices AD9361/AD9364
https://www.mathworks.com/help/supportpkg/xilinxzynqbasedradio/ug/hw-sw-co-design-qpsk-transmit-and-receive-using-analog-devices-ad9361-ad9364.html
This example shows how to implement wireless communication algorithms on the Zynq® radio platform that are partitioned across the ARM® processing system and the FPGA programmable logic. A QPSK-based communication system is designed for the system.

类别

在 Help Center 和 File Exchange 中查找有关 Xilinx FPGA and SoC Devices 的更多信息

标签

产品

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by