hdl generated ip stuck at synthesis part in vivado

Question

Prashanthi Pathipati 2023-8-25

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2012677-hdl-generated-ip-stuck-at-synthesis-part-in-vivado

评论： Prashanthi Pathipati 2023-9-5

i have included the generated matlab hdl generated ip in my vivado block design ,but its been stuck at synthesis part,i have tried creating swamp file but it does not work ,could you please help me

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Kiran Kintali 2023-8-25

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2012677-hdl-generated-ip-stuck-at-synthesis-part-in-vivado#answer_1294082

在 MATLAB Online 中打开

Consider using resource report to make sure you are at a high level within the limits of the FPGA resources.

sfir_fixed
makehdl('sfir_fixed/symmetric_fir', 'ResourceReport', 'on')

If the algorithm specific resource consumption is within area budgets of your target FPGA consider looking at the critical path estimation report.

>> makehdl('sfir_fixed/symmetric_fir', 'CriticalPathEstimation', 'on')

This can help provide insight into why Vivado Synthesis is not converging.

If you continue to find issues please reach to AMD/Xilinx tech support.

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Prashanthi Pathipati 2023-9-5

Screenshot from 2023-09-05 10-50-39.png

thanks for helping out sir,as you said we have to on the resourcereport i have did that in hdl workflow advisor ,in hdl code generation ,in coding style i have enabled the option generate report .

请先登录，再进行评论。