is it possible to prevent the compiler from using variables in generated VHDL code?

1 次查看（过去 30 天）

Eldin Ramic 2023-11-9

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2045062-is-it-possible-to-prevent-the-compiler-from-using-variables-in-generated-vhdl-code

评论： Tom Richter 2023-11-9

Hi,

is it possible to prevent the compiler from using the datatype "variable" in generated VHDL code? As it is an essential rule of my coding rule checker, i have to fix this issue.

In my case, the variables are generated inside of the FSM processes. (created with Stateflow)

(I know there is the option in the settings to minimize the use of variables but i doesnt change anything)

Thank you!

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Tom Richter 2023-11-9

Hi Eldin,

I assume this cannot be changed. Please provide a small model and reasons why variables are not allowed in your code to our Technical Support Team as described here. Is it possible to provide a justification to your coding rule checker so that it accepts variables in certain cases? What checker are you using.

Thanks,

Tom

请先登录，再进行评论。

请先登录，再回答此问题。