Simulink models to Verilog HDL coder

4 次查看（过去 30 天）
Shahvaiz Pasha
Shahvaiz Pasha 2012-1-16
回答： Kiran Kintali 2023-3-6
i am trying to convert EVD model to verilog code but it doesnt take matrices as input, plz guide.
  1 个评论
Walter Roberson
Walter Roberson 2012-1-16
Is the problem with all matrices, or is it just requiring that the size of the matrix be fixed ?

请先登录，再进行评论。

请先登录，再回答此问题。

回答（1 个）

Kiran Kintali
Kiran Kintali 2023-3-6

类别

在 Help Center 和 File Exchange 中查找有关 Code Generation 的更多信息

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by