HDL implementation for bit to integer conversion block

1 次查看（过去 30 天）
Mohamed-Helmi
Mohamed-Helmi 2012-11-7
回答： Dr. ghada farouk 2023-7-4
I had to use a design where an fsm treats a vector of bits and as an output of the fsm i had to convert it into an integer to be used in the DUT. I had found the bit to integer conversion block under the communication block set, but this block is not supported by the hdl coder. Is there any equivalent block or a trick getting the vector of bits reinterpreted as an other datatype (ufix).
Thanks.

请先登录，再回答此问题。

采纳的回答

Kiran Kintali
Kiran Kintali 2012-11-7
Hi Mohamed,
MATLAB function block can help develop customer routines like these very easily.
check out the library of helper examples that show how to convert int2bits, bytes2tupe, swappingnibbles using Simulink and MATLAB function block
>> eml_hdl_design_patterns (under Word Twiddlers subsystem)
the example model links in the subsystem should generate HDL.
HTH,
Thanks.
  1 个评论
Mohamed-Helmi
Mohamed-Helmi 2012-11-12
Thank you Kiran for the answer.
Initially I was only using the hdllib command which produce the library of compliant blocks with hdlcoder, and I found it a litlle restrictive.
It's interesting to have these patterns coded in matlab and being familiarized with generation directly from matlab code.
Meanwhile I have another question concerning the use of such code into a chart intended for hdl generation. Does it work? Or should we just use these embedded matlab blocks into the chart design?
Thanks again.

请先登录，再进行评论。

更多回答（1 个）

Dr. ghada farouk
Dr. ghada farouk 2023-7-4
My advice to you while using hdl coder, first, keep using the type fi. This type is fixed point signed/unsigned numbers integer/fraction numbers. Second, use the bitsliceget function in which you can select one bit or range of bits.

类别

在 Help Center 和 File Exchange 中查找有关 Xilinx FPGA and SoC Devices 的更多信息

标签

产品

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by