Problems encountered when converting simulink model, including From File block, to hdl code.

Question

Bilal MEJMAA 2021-6-28

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/867188-problems-encountered-when-converting-simulink-model-including-from-file-block-to-hdl-code

回答： Kiran Kintali 2021-6-30

Hello, I am trying to generate VHDL code for my simulink project. I am using matlab 2020 and my model has two adress entries, which are connected to a FROM File that read adress data from a '.mat' file.

I get this final error as shown in the figure.

Thank you so much for your help and time.

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Bilal MEJMAA 2021-6-28

编辑：Bilal MEJMAA 2021-6-28

both From File blocks read address from mat file as next:

0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2 2.1 2.2 2.3 2.4 2.5 2.6

1 2 3 4 5 6 7 8 9 10 11 12 13 1 2 3 4 5 6 7 8 9 10 11 12 13

The First row is time steps from 0.1 to 2.6 and the seconde shows the integer control valus of the "Layer" input which are a repeated sequence from & to 13.

Note: Ihave already commant out the two blocks, but I get an "inf" signal even I runned hdlsetup.

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Kiran Kintali 2021-6-30

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/867188-problems-encountered-when-converting-simulink-model-including-from-file-block-to-hdl-code#answer_736323

FromFileBlock can be used only as a source in the test bench outside the design under test (DUT). The source block is not supported for HDL code generation.