Feeds
已回答
How to make a proper data transfer between FPGA and Processor?
Hi Seregi, You can refer below example for streaming data tarnsfer between hardware and software. Streaming Data from Hardware...
How to make a proper data transfer between FPGA and Processor?
Hi Seregi, You can refer below example for streaming data tarnsfer between hardware and software. Streaming Data from Hardware...
8 months 前 | 0
已回答
How are RFDC block and AXI4-Stream to Software block settings applied to the target board by SoC Builder?
Hi Sergei, The settings configured in the RFDC block are mapped to the corresponding parameters of the RF Data Converter IP ...
How are RFDC block and AXI4-Stream to Software block settings applied to the target board by SoC Builder?
Hi Sergei, The settings configured in the RFDC block are mapped to the corresponding parameters of the RF Data Converter IP ...
9 months 前 | 2
| 已接受
已回答
Does SoC Builder do build optimizations, can I see the resources mapping and can I change it?
SoC Builder considers the hdl code generation settings in the FPGA model configuration. Please refer to the following link for m...
Does SoC Builder do build optimizations, can I see the resources mapping and can I change it?
SoC Builder considers the hdl code generation settings in the FPGA model configuration. Please refer to the following link for m...
9 months 前 | 1
| 已接受
已回答
Support for RFSoC 2x2 kit for academics
Hi Peter Hobden, You can use this RFSoC Template - MATLAB & Simulink (mathworks.com) RFSoC template from SoC Blockset to crea...
Support for RFSoC 2x2 kit for academics
Hi Peter Hobden, You can use this RFSoC Template - MATLAB & Simulink (mathworks.com) RFSoC template from SoC Blockset to crea...
3 years 前 | 0
| 已接受
已回答
HDL System Blockset FPGA design generation Error
Hi Shady, Please use proper downsampler for data and use same rate trantition block for valid and ready signals in your design....
HDL System Blockset FPGA design generation Error
Hi Shady, Please use proper downsampler for data and use same rate trantition block for valid and ready signals in your design....
3 years 前 | 1
| 已接受
已回答
Having difficulty with examples using the socModelCreator to from the SoC Blockset
Hi Jim Esmond , You need to install 3rd party software tools after installing SoC Blockset supportpackage for Xilinx devices....
Having difficulty with examples using the socModelCreator to from the SoC Blockset
Hi Jim Esmond , You need to install 3rd party software tools after installing SoC Blockset supportpackage for Xilinx devices....
4 years 前 | 0
| 已接受
已回答
OFDM Transmit and Receive Using Xilinx RFSoC Device
Hi, Have you done Hardware setup after installing the supportpackages? If you have not done already and please follw this link ...
OFDM Transmit and Receive Using Xilinx RFSoC Device
Hi, Have you done Hardware setup after installing the supportpackages? If you have not done already and please follw this link ...
4 years 前 | 0
| 已接受
