photo

Kranti Balaga

Last seen: 10 days 前 自 2021 起处于活动状态

Followers: 0   Following: 0

统计学

MATLAB Answers

0 个提问
19 个回答

排名
2,129
of 300,753

声誉
30

贡献数
0 个提问
19 个回答

回答接受率
0.00%

收到投票数
1

排名
 of 21,075

声誉
N/A

平均
0.00

贡献数
0 文件

下载次数
0

ALL TIME 下载次数
0

排名

of 170,858

贡献数
0 个问题
0 个答案

评分
0

徽章数量
0

贡献数
0 帖子

贡献数
0 公开的 个频道

平均

贡献数
0 个亮点

平均赞数

  • Knowledgeable Level 2
  • Revival Level 2
  • First Answer

查看徽章

Feeds

排序方式:

已回答
I want to generate an HDL-compatible FMCW waveform in Simulink using the NCO block.
Hi Aiswarya, Currently, there are no examples that demonstrate FMCW implementation using the NCO block for HDL code generation...

17 days 前 | 0

已回答
Configuration in FPGA (RFSoC) while implementing WLAN HDL transmitter and receiver modules
Consider that clocks and sample rates are two different entities. The PL (Programmable Logic) clocks typically operate in the MH...

7 months 前 | 0

| 已接受

已回答
Configuration in FPGA (RFSoC) while implementing WLAN HDL transmitter and receiver modules
Hi Yun, Firstly, the SoC example you referred to doesn't include the transmitter model that we shipped in the recent R24b re...

8 months 前 | 0

已回答
How to modify the input ports of the CCSDS LDPC decoder and reduce its BRAM resource consumption
Hi, In CCSDS LDPC decoder, you can configure the input port width by simply change the data type of the "decSampleIn" in the...

8 months 前 | 0

| 已接受

已回答
Change configurations of the WLAN HDL examples of transmitter and receiver
Hi Yun-Tsun, Yes, the two examples are compliant with 802.11 a/n/ac and supports OFDM based tranmitter and receiver. The fo...

9 months 前 | 0

| 已接受

已回答
Uploading and Profiling the HDL OFDM Reference Example on USRP X310
Can you try this workflow Getting Started with NI USRP Targeting Workflow

1 year 前 | 1

已回答
Run UDP as Simulator for OFDM TX/RX
Hi, I was unable to reproduce this issue. I tried in R2024a and was able to get all the outputs and the constellation. I have ...

1 year 前 | 0

已回答
OFDM implementation over rayleigh channel with doppler , matlab(simulink) to hdl
You can check this example from the Wireless HDL Toolbox. https://www.mathworks.com/help/wireless-hdl/ug/hdl-implementationof-f...

1 year 前 | 0

已回答
I am facing an issue while converting my OFDM code from matlab to HDL during fixed point conversion
Hi Siddhardha, HDL code generation of OFDM modulator and demodulator, you can find below https://in.mathworks.com/help/wireles...

1 year 前 | 0

已回答
ccsdsRSEncode , CCSDS RS Encoder input problem
Hi, The ccsdsRSEncode function and CCSDS RS Encoder Simulink block handles the interleaving based on the user's selection of I...

2 years 前 | 0

已回答
how to perform frequency shift or frequency correction in simulation using HDL NCO and LOOKUP table(LUT) in order to generate HDL code
Your logic can be replicated with the help of the NCO HDL followed by mulitplier. Similar application, we used to correct the fr...

2 years 前 | 0

| 已接受

已回答
Is it possible to extend the bus width from 32bit(16 for I,16 for Q) to 64bit(32 for I, 32 for Q) in HDL QAM Transmitter and Receiver?
We dont have an option to do automatically by configuring a parameter. You can start changing the symbol modulator and pulse sha...

3 years 前 | 0

| 已接受

已回答
HDL QPSK Transmitter and Receiver CFO problem
Yes, simply you can provide the Symbol rate in the Inputdata mask, change the Carrier Frequency Offset (in Hz) corresponding to...

3 years 前 | 0

已回答
HDL QPSK Transmitter and Receiver CFO problem
Hi Ali Shan, I am fine, hope you are doing well. The more average length gives a better/accurate estimate, but that d...

3 years 前 | 0

已回答
HDL QPSK Transmitter and Receiver CFO problem
Hi Ali Shan, The value 0.125 implied in the algorithm that we choose. Implemented correlation based estimation, as the r...

3 years 前 | 0

已回答
HDL QPSK Transmitter and Receiver CFO problem
Hi Ali Shan, In QPSK single carrier model, the carrier frequency estimates in steps of coarse and fine estimates which a...

3 years 前 | 0

| 已接受

已回答
Modifying the QPSK RX for TDD for hw/sw design in ad9361
Hi Muhammad, The Model you are referring is not supported for discrete valid of inputs, and the receiver is expecting alw...

4 years 前 | 0

已回答
HDL optimized QPSK TX and RX combined
Hi, There are some limitations in the model due to receiver architecture. Here, Timing recovery would be self synchronizin...

4 years 前 | 0

已回答
Addition of signals in simulink
Hi, To demodulate the I and Q signals without using QPSK demodulator block can be done for the hard decision. You can get I...

4 years 前 | 0