Xinkun Wu

Last seen: 1 year 前 | 自 2020 起处于活动状态

Followers: 0 Following: 0

统计学

Feeds

提问

How can I input expected output values for a signal to simulink design verifier and generate tests with it?
Hi, I want to get a test case which gives a specific value for an output signal. In other words I want to find the combination ...

4 years 前 | 1 个回答 | 0

1

个回答