![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/6517655_1527932815606_DEF.jpg)
Xinkun Wu
Followers: 0 Following: 0
Feeds
提问
How can I input expected output values for a signal to simulink design verifier and generate tests with it?
Hi, I want to get a test case which gives a specific value for an output signal. In other words I want to find the combination ...
4 years 前 | 1 个回答 | 0