已回答
hdl generated ip stuck at synthesis part in vivado
Consider using resource report to make sure you are at a high level within the limits of the FPGA resources. sfir_fixed makehd...

1 year 前 | 0

| 已接受

已回答
How to initialize DDR External memory, such as InstructionData and WeightData unused dlhdl.Workflow deploy() function
https://www.mathworks.com/help/releases/R2023a/deep-learning-hdl/ug/deploy-simple-adder-network-by-using-MATLAB-deployment-uti...

1 year 前 | 0

已回答
Simscape HDL Workflow Simulation Stop Time
Can you share the model if you can that causes the error or reach out to technical support for futher assistance? Thanks

1 year 前 | 0

已回答
I'm trying to implement a method used by Mr. Jeff Miller in a Matlab training session entitled "Fixed Point Made Easy," and had a question regarding his use of look-up tables
Can you share the training material and models you are referring to? Looking at the picture you attached the two LUTs are not t...

1 year 前 | 0

| 已接受

已回答
Offset binary in Simulink HDL
a = fi(-pi, 1, 6, 0); msb = getmsb(a); c = bitcmp(msb); You can write a MATLAB function block with getmsb and bitcmp functi...

1 year 前 | 0

已回答
I have generated HDL IP in matlab but not able to synthesize the IP In Vivado
https://www.mathworks.com/help/hdlcoder/examples.html?category=hdl-code-generation-from-matlab You can check demo examples ...

1 year 前 | 1

| 已接受

已回答
CONVOLUTION process with the HDL simulink blocks, does not giving the similar output for the MATLAB script output (highvariations between the simulink and script output))
Caused by: Error using slhdlcoder.SimulinkConnection/initModel Error evaluating parameter 'X' in 'subsystem_simlunik_c...

1 year 前 | 0

| 已接受

已回答
Unable to map lookup tables to RAM in HDL coder
Can you share a sample model with your configuration settings and desired synthesis results? All floating point operator level ...

1 year 前 | 0

已回答
Kalman filter for FPGA in HDL Coder?
You need to break the MATLAB code into design and testbench and use MATLAB to HDL code advisor. See the sample example below. ...

1 year 前 | 0

| 已接受

已回答
Unable to find an installed compiler.
If mex -setup points to a valid compiler; floating point to fixed point conversion should proceed without any errors. if this i...

1 year 前 | 0

已回答
Is the creation of a test bench possible, without the use of the HDL coder software?
https://www.mathworks.com/products/matlab-test.html MATLAB Test provides tools for developing, executing, measuring, and managi...

1 year 前 | 0

已回答
Do not undertand this error of missing license which contradicts 'license checkout statement'
... so that i can use it to generate HDL code for Microsemi Libero FPGA software ... You can try the examples in this page h...

1 year 前 | 0

已回答
Please give latest version numbers of the following modules
Installing MATLAB and typing ver displays the latest version information https://www.mathworks.com/help/matlab/ref/ver.html ve...

1 year 前 | 0

已回答
HDL user-defined block RAM
This usually implies generated HDL didn't meet the original MATLAB or Simulink results. Please reach out to technical support ...

1 year 前 | 0

已回答
Is it possible to generate a VHDL File from a MATLAB Function that only contains one (clocked) process?
The current code style is driven by synthesis best practices. Please reach to technical support for additional customization r...

1 year 前 | 0

已回答
HDL-Coder: initialization of internal VHDL-signals
All HDL Coder generated signals are fully initialized or driven with valid logic. Lack of valid drivers to signals is consid...

1 year 前 | 0

已回答
How to create VHDL code of a Neural Network block created through GENSIM command ?
This example shows how to convert a neural network regression model (created using gensim) to HDL Code. https://www.mathworks...

1 year 前 | 0

已回答
FPGA Synthesis and Analysis HDL coder
There are many reasons for the synthesis step to be taking a long time. If the generated HDL does not fit on the FPGA or very c...

1 year 前 | 0

已回答
how can i use contiuous time integrator in hdl coder?
HDL Coder only generates code from discrete blocks. Continuous blocks are not supported. Consider using discrete time integrat...

1 year 前 | 0

已回答
HDL work flow advisor for non evaluation board devices
https://www.mathworks.com/help/hdlcoder/create-a-custom-hardware-platform.html You can create your own custom reference desig...

1 year 前 | 0

已回答
Compatibility of HDL coder with regression ensemble predict block and fixed point conversion
RegressionEnsemble Predict' block is currently not supported for HDL code generation. You need to build the block from first pr...

1 year 前 | 0

已回答
Add 'MARK_DEBUG = "TRUE"' to signals in generated HDL
Currently synthesis attribute specification is limited to certain blocks like product block. This capability is planned for po...

1 year 前 | 0

| 已接受

已回答
Is it possible to generate parametrized HDL for Chart parameters?
https://www.mathworks.com/matlabcentral/answers/382489-how-are-generics-supported-in-hdl-coder Currently type generics are not ...

1 year 前 | 0

已回答
The function of generating HDL code has an error with the names of blocks in the same Subsystem
" ... in the subsystem "OFDM Transmitter" will contain the subsystem "whdlOFDMTx Model". When I do generate HDL code, the name o...

1 year 前 | 0

已回答
Why I get this error when working with hdl workflow?
This is an unexpected error. Can you reach out to customer support with reproduction steps? Thanks.

1 year 前 | 1

已回答
Synthesize Matlab function with large input and output onto FPGA
You have a large IO design (in frames); the design needs conversion to samples. Prior to R2022b release there was no automation ...

1 year 前 | 0

已回答
Can't generate Simulink model from Simulink function block
https://www.mathworks.com/help/hdlcoder/ug/hdl-optimizations-across-matlab-function-simulink-blocks.html You can convert a subs...

1 year 前 | 0

已回答
How to read a matrix data from a subfunction by HDLs coder
https://www.mathworks.com/matlabcentral/fileexchange/50098-hdlcoder-design-patterns-and-examples HDLCoder Design Patterns and E...

1 year 前 | 0

已回答
how to configure parameters for NCO(frequency shifting or frequency correction) simulink block set based on the NCO operation has performed in the matlab script
Please find attached a sample NCO block that can generate HDL code.

1 year 前 | 0

| 已接受

已回答
Deep Learning HDL Toolbox - Error using dnnfpga.compiler.codegenfpga Index exceeds the number of array elements. Index must not exceed 0.
This is not an expected error message. Please reach out to tech support for help and any available workaround.

1 year 前 | 0

加载更多