5:15
Video length is 5:15
Vision Processing FPGA and ASIC Hardware Considerations | Vision Processing for FPGA, Part 1
From the series: Vision Processing for FPGA
Computer vision applications in automated driving often require fast processing to condition the incoming image data. FPGA or ASIC hardware accelerate vision processing, but algorithms need to be adapted to work on hardware. Learn about the high-level architecture of this hardware fabric, the constraints that must be met for efficient implementation, and how Vision HDL Toolbox™ helps you make the transition from algorithm to hardware. The topics covered in this video include:
- What parts of an automated driving application are typically implemented in hardware versus software
- The difference between processing frame-based data and a stream of pixels
- FPGA and ASIC architectures and constraints
- Using line buffer memory to perform operations on a “region of interest” from a stream of pixels
- Why it’s important for video and image processing engineers to collaborate with hardware implementation engineers
Published: 14 Sep 2017
Download Code and Files
Related Products
Learn More
您也可以从以下列表中选择网站:
如何获得最佳网站性能
选择中国网站(中文或英文)以获得最佳网站性能。其他 MathWorks 国家/地区网站并未针对您所在位置的访问进行优化。
美洲
- América Latina (Español)
- Canada (English)
- United States (English)
欧洲
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)
亚太
- Australia (English)
- India (English)
- New Zealand (English)
- 中国
- 日本Japanese (日本語)
- 한국Korean (한국어)