本页面提供的是上一版软件的文档。当前版本中已删除对应的英文页面。
速度优化
R2026a通过缩短关键路径来改进目标 FPGA 或 SoC 器件设计的时序和时钟速度。您可以使用不同流水线方法来缩短关键路径。有关速度优化的概述，请参阅Introduction to Optimizations in HDL Coder。
函数
hdlcoder.optimizeDesign | Automatic iterative HDL design optimization |
hdlcoder.supportedDevices | Show supported target hardware and device details |
类
hdlcoder.OptimizationConfig | hdlcoder.optimizeDesign configuration object |
模块
 | Deserializer1D | Convert scalar stream or smaller vectors to vector signal |
 | Multiply-Accumulate | Perform a multiply-accumulate operation on the inputs |
 | Multiply-Add | Multiply-add combined operation |
 | Serializer1D | Convert vector signal to scalar or smaller vectors |
主题
- Specify Adaptive Pipelining Settings
Automatic pipeline insertion based on the target device, target frequency, and multiplier word-lengths.
- Clock-Rate Pipelining
Pipeline registers insertion at the faster clock-rate instead of the slower data rate.
- Specify Distributed Pipelining Settings
Distributed pipelining settings, benefits and costs.
- Distributed Pipelining Using Synthesis Timing Estimates
Use synthesis timing estimates for distributed pipelining to more accurately reflect how components function on hardware to better distribute pipelines and increase clock frequency for your target device.
- Constrained Output Pipelining
Constrained output pipelining definition and use case.
- Automatic Iterative Optimization
How automatic iterative optimization works, prerequisites and restrictions.
- Critical Path Estimation Without Running Synthesis
Find the estimated critical paths in your design without using third-party synthesis tools.
- Generate Custom Timing Database for Custom Tools and Devices
Create a custom timing generator to characterize custom devices for your custom tools.
- Design Patterns That Benefit from Adaptive Pipelining
For certain design patterns, you must enable the adaptive pipelining optimization to meet the timing requirements.
- Use Distributed Pipelining Optimization in Models with MATLAB Function Blocks
How to optimize HDL code for MATLAB Function blocks for speed by distributing design delays and generated pipeline stages.
- HDL Optimizations Across MATLAB Function Block Boundary Using MATLAB Datapath Architecture
Apply optimizations inside and across MATLAB Function blocks with other Simulink® blocks.
疑难解答
Resolve Simulation Mismatch When Pipelining with a Feedback Loop Outside the DUT
Learn how to resolve simulation mismatch issues when using pipeline optimizations with feedback loops.
精选示例
Distributed Pipelining: Speed Optimization
Optimize a Simulink® design for speed by using the distributed pipelining optimization.
Increase Clock Frequency Using Clock-Rate Pipelining
Apply clock-rate pipelining to optimize slow paths in your design and thereby reduce latency, increase clock frequency and decrease area usage. For more information on how to use clock-rate pipelining, see Clock-Rate Pipelining.
Iteratively Maximize Clock Frequency by Using Speed Optimizations
Iteratively maximize the clock frequency for your model using various speed and area optimizations.
