ctranspose, '

Complex conjugate transpose

collapse all in page

Syntax

B = A'
B = ctranspose(A)

Description

B = A' computes the complex conjugate transpose of A.

example

B = ctranspose(A) is an alternate way to execute A', but is rarely used. It enables operator overloading for classes.

Examples

collapse all

Open Live Script

Create a 4-by-2 matrix. 

A = [2 1; 9 7; 2 8; 3 5]
A = 4×2

     2     1
     9     7
     2     8
     3     5

Find the conjugate transpose of A. 

B = A'
B = 2×4

     2     9     2     3
     1     7     8     5

The result is a 2-by-4 matrix. B has the same elements as A, but the row and column index for each element are interchanged. When no complex elements are present, A' produces the same result as A.'.

Open Live Script

Create a 2-by-2 matrix with complex elements. 

A = [0-1i 2+1i;4+2i 0-2i]
A = 2×2 complex

   0.0000 - 1.0000i   2.0000 + 1.0000i
   4.0000 + 2.0000i   0.0000 - 2.0000i

Find the conjugate transpose of A. 

B = A'
B = 2×2 complex

   0.0000 + 1.0000i   4.0000 - 2.0000i
   2.0000 - 1.0000i   0.0000 + 2.0000i

The result, B, contains the elements of A with the row and column indices interchanged. The sign of the imaginary part of each number is also switched.

Input Arguments

collapse all

Input array, specified as a vector or matrix.

Data Types: single | double | int8 | int16 | int32 | int64 | uint8 | uint16 | uint32 | uint64 | logical | char | string | struct | cell | categorical | datetime | duration | calendarDuration
Complex Number Support: Yes

More About

collapse all

Tips

  • The nonconjugate transpose operator, A.', performs a transpose without conjugation. That is, it does not change the sign of the imaginary parts of the elements.

  • For logical or non-numeric inputs, ctranspose and transpose produce the same result.

Extended Capabilities

expand all

C/C++ Code Generation
Generate C and C++ code using MATLAB® Coder™.

GPU Code Generation
Generate CUDA® code for NVIDIA® GPUs using GPU Coder™.

HDL Code Generation
Generate VHDL, Verilog and SystemVerilog code for FPGA and ASIC designs using HDL Coder™.

Version History

Introduced before R2006a

See Also

| | |

Topics