主要内容

HDL Code Generation

R2026b
Generate HDL code from MATLAB algorithms or Simulink models by using HDL Coder

Generate Verilog®, SystemVerilog, and VHDL® code for Application-Specific Integrated Circuit (ASIC) or Field Programmable Gate Array (FPGA) designs. Implement your Simulink® models or MATLAB® algorithms in hardware by generating HDL code and deploying that code on ASICs and FPGAs. If you want to synthesize the generated code on a target device, use the HDL Workflow Advisor. The Advisor can run end-to-end workflows that check HDL compatibility and deploy the generated code to a target device. You can also apply coding styles and make the code conform to industry coding standards.

Categories

Featured Examples